

R.Gerlich, R.Gerlich (BSSE)

Integrated Design and Testing of Safety-Critical Real-time Systems in Space

MBTUC11

Model-Based Testing

MBT User Conference 2011

19.10.2011 Berlin, Germany

Dr. Rainer Gerlich BSSE System and Software Engineering
Auf dem Ruhbühl 181
88090 Immenstaad
Germany

Tel. +49/7545/91.12.58
Fax +49/7545/91.12.40
Mobil +49/171/80.20.659
email Rainer.Gerlich@bsse.biz

Test in context of V&V:

- Tests support verification
- Tests support validation


Verification

- provide input-output vectors
- support fault injection

Validation


- provide feedback on specification
- provide performance figures

Model =
Abstract representation
of a system




**Stimulation + Test
of the Model**

Model



Testing on modelling and
on target level:
Are these two different things?




Target System



**Stimulation + Test
of the code**

MBT in context of MDE and Automation

Bessere +
Sichere
Software
Effizient erzeugen



Code generator generates the code
+ instrumentation for recording of properties

Test generator generates the test environment
for stimulation

Root of both is the
MODEL


The whole process is driven
from the model only!

No manual intervention!



V&V on target is in focus, too
Automatic Verification
Automatic Generation
Automatic Testing



Refine the Model
(and the Modelling
Environment) using
Feedback from the
System



Model



Target System

Trash on modelling level
= More trash on target level



Stimulation + Test
of the model



System Generation
Test Generation



Auto-
Stimulation + Test
of the code



The Power of Fully Automated Process Chains and Integration

Bessere +
Sichere
Software
Effizient erzeugen




Feedback by Visualisation (examples only)


Bessere +
Sichere
Software
Effizient erzeugen




state+trans coverage




command buffer statistics



cmd inj statistics




**Due to automated model-based stimulation
immediate feedback from a system
executable in a representative environment**




DB operations
atomic data types



Command + Data Profiles




CPU + Channel Utilisation



Response
Times
fw-bw

A model represents a specification



```
with text_io: use text_io;
package body mytypes is
  mydata1 : Integer;
  function myfunction return integer is
    mydata12 : integer;
  begin
    mydata12:=mydata1+1;
    mydata1 :=mydata12+1;
    put_line("mydata1=" & integer'image(mydata1));
    put_line("mydata12=" & integer'image(mydata12));
    return 0;
  end myfunction;
end mytypes;
```

Name of Signal	Data Type	Input Range	Physical Range	Acqui. Rate	HW Module	Calibration Type
CFDdne_pot	REAL32	0-10V	0-200 mm	100 ASM F1	FotASM1_Std	
CFDrot_pot1	REAL32	0-10V	0-360°	100 ASM F1	FotASM1_Std	
CFDrot_pot2	REAL32	0-10V	0-360°	100 ASM F1	FotASM1_Std	
CF_reg_v_pot	REAL32	0-10V	0-270°	10 ASM F1	FotASM1_Std	
GS_press_low	REAL32	0-10 V	0-2 bar abs.	10 ASM F1	FotASM1_Std	
CFVpenn_chamb	REAL32	0-10 V	1e-7-1000 mbar	1 ASM F1	FotASM1_Pressure	
VGSperning_ms	REAL32	0-10 V	1e-7-1000 mbar	1 ASM F1	FotASM1_Pressure	

```
process proc1 has 1 instances with distribution all on cpu1
states:
  in cmdstate:
    on message hb_data:
      keep samestate
    on message checkout_proc1:
      send message cmd_ack to sender
      send message checkout_report to msg_handler instance 1 calling stub function checkout_proc1
      keep samestate
    on message report_proc1:
      send message cmd_ack to sender
      send message err_msg to msg_handler instance 1 calling stub function report_proc1
      keep samestate
    on exception:
      send message err_msg to msg_handler instance 1 calling stub function err_msg_proc1
      keep samestate
  end
end
end
```

UML?

Ada code when re-engineering?

Contents of a spreadsheet?

DSL code?



Taking a specification as base for tests

All model types we have used for


- code generation (fully automated)
- test generation (fully automated)

What is a Test Input on Modelling Level?

Bessere +
Sichere
Software
Effizient erzeugen



A test plan and test procedures derived from a model?



Test stimuli automatically derived from a model and automatically documented together with results?




Stimulus for an FSM

valid or invalid

Stimulus for commands, msgs and data

valid or invalid, lost



A set of non-functional parameters

deadline, timeout, period

A variation of ideal parameters

time jitter, execution time




A test input may also be omitting of an expected input

e.g. in case of fault injection: loss of data or events

important for critical, fault-tolerant systems

Automatically derived test stimuli may also support early operation of a system

2000: tool delivered to customer
2003: system accepted by ESA
2009: launched and put into operation




~ 40 processes
~200 states
2 processors

real-time infrastructure + TC + TM + database:
~80 KLOC when tool delivered
expanded by customer over 3 years

Generation:

~15 min from modelling language ISGL or Excel
automatically generated reports on properties

Input: ~500 Excel-lines




3 faults detected in first version of code and test generators from 2000 - 2003:


- limitation to 250 ground commands
- task priority list for distributed system not correct
- overflow in union (16 bit cmd counter)
- no more faults flagged from the project since 2003/2009

Early Design Validation

Bessere +
Sichere
Software
Effizient erzeugen



State and State Transition Coverage vs. FI probability




- FSM stimulation by messages
- Loss of messages / events
- varying fault probability

High probability of a system collapse already at very small probability of 0.5% for data loss

Evaluation Means
Fault Injection =
Inversion of positive functionality


System Initialisation Procedure
<Probability to reach the end> = ?
How critical is my system?




Bridge from UML: Command Manager

Pure functional verification based on UML failed:
non-functional properties were out-of-scope
and
performance and fault tolerance issues could not be detected
due to stepwise stimulation
while massive stimulation is required


verified previously
by a UML tool
but no support of
non-functional properties
especially of fault injection



Evaluation of non-functional properties In presence of Fault Injection



Extracting a Model from Ada code: Coverage of Finite State Machines




- Random stimulation
- Dynamic stimulation of FSMs, inputs derived from the model
- surprising, because reachability of states was not a test goal:
Sub-sets (nets) of states, no transition possible
- Fault? in this case: hidden information ⇒ testability?
- Conclusion: difficult (*impossible*) verification of application regarding behaviour

~ 40 processes
~200 states
2 processors

- Ada
 - ~1 Mio. lines of source code, ~430 KLOC
- FSM
 - 38 FSMs / processes
 - 616 different commands (inputs of FSMs, stimuli)
 - 637 commands in total, tuples of (FSM,cmd)
 - 360 different states
 - 381 states in total tuples of (FSM,state)
 - 1475 transitions (names)
 - 4695 different tuples (FSM, msg, initial state, final state)
 - 9778 atomic actions in FSMs
- Time statistics
 - ISGL model generation from Ada: < 5s
 - system code generation: ~10min
 - stimulation: 2000% coverage of input domain (20x at least) ~70 min. (~ 3cmds/s)

Evaluation of non-functional properties: Distributed Synchronous System

Bessere +
Sichere
Software
Effizient erzeugen




Synthesis of two models

ISGL for behaviour and real-time
Scade/Lustre for control algorithms


Integration on C code level

Stimulation from behavioural model
Stimulation data provided from Scade analysis




Impact of Time Jitter and Data Loss

Bessere +
Sichere
Software
Effizient erzeugen



high fault rate at rather low time jitter and/or low rate of loss of data

↑ % faults / voter discrepancies




→ % Time jitter

Theoretical prediction and “confirmation” after raising doubts, but before ISG V&V:

“should be robust in case of time jitter”

Verification of the Code Generator

Bessere +
Sichere
Software
Effizient erzeugen



Tests automatically derived from a model
require the generated code
to unveil its properties

